

[\[Abstract\]](#) [\[PDF Full-Text \(395 KB\)\]](#) [IEEE CNF](#)

---

**5 Low defects and high quality Al/sub 2/O/sub 3/ Ge-on-insulator MOSFETs**

*Yu, D.S.; Huang, C.H.; Chin, A.; Chen, W.J.;*  
Device Research Conference, 2003 , 23-25 June 2003  
Pages:39 - 40

[\[Abstract\]](#) [\[PDF Full-Text \(290 KB\)\]](#) [IEEE CNF](#)

---

**6 Very low defects and high performance Ge-on-insulator p-MOSFETs with Al/sub 2/O/sub 3/ gate dielectrics**

*Huang, C.H.; Yang, M.Y.; Albert Chin; Chen, W.J.; Zhu, C.X.; Cho, B.J.; Li, M.-F.; Kwong, D.L.;*  
VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , 10-12 June 2003  
Pages:119 - 120

[\[Abstract\]](#) [\[PDF Full-Text \(261 KB\)\]](#) [IEEE CNF](#)

---

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

*W. H. Chen*

## Very Low Defects and High Performance Ge-On-Insulator p-MOSFETs with Al<sub>2</sub>O<sub>3</sub> Gate Dielectrics

C. H. Huang<sup>1</sup>, M. Y. Yang<sup>1</sup>, Albert Chin<sup>1</sup>, W. J. Chen<sup>2</sup>, C. X. Zhu<sup>3</sup>, B. J. Cho<sup>3</sup>, M.-F. Li<sup>3</sup>, and D. L. Kwong<sup>4</sup>

<sup>1</sup>Dept. of Electronics Eng., National Chiao Tung Univ., Hsinchu, Taiwan

<sup>2</sup>Dept. of Mechanical Materials Eng., National Yun-Lin Polytechnic Inst., Huwei, Taiwan

<sup>3</sup>Si Nano Device Lab., Dept. of Electrical & Computer Eng., National Univ. of Singapore, Singapore

<sup>4</sup>Dept. of Electrical & Computer Engineering, The Univ. of Texas, Austin, TX 78712, USA

### Abstract

We demonstrate for the first time high quality and dislocation free Ge-on-insulator (GOI) p-MOSFETs with Al<sub>2</sub>O<sub>3</sub> gate dielectrics [EOT=1.7nm]. Compared to control Al<sub>2</sub>O<sub>3</sub>/Si p-MOSFETs, the Al<sub>2</sub>O<sub>3</sub>/GOI devices show similar leakage current for the same EOT, 2X increase in drive current, and 2.5X increase in hole mobility. In addition, the Al<sub>2</sub>O<sub>3</sub>/GOI devices exhibit 1.3X enhanced hole mobility over the SiO<sub>2</sub>/Si universal hole mobility at E<sub>eff</sub> of 1MV/cm.

### Introduction

Pure Ge channel MOSFETs have attracted much attention due to its enhanced electron and hole mobility over conventional Si-MOSFET [1]. These improvements are especially important for high-k gate dielectric MOSFETs where the mobility degradation is the main technology bottleneck. Both strained and relaxed Ge channel and Ge bulk p-MOSFETs have recently been reported [2]-[3]. In this paper, we demonstrate for the first time high quality and dislocation free Ge-on-insulator (GOI) p-MOSFETs with Al<sub>2</sub>O<sub>3</sub> gate dielectrics [4]. This low defects are mandatory for real VLSI manufacture (<1 dislocation/cm<sup>2</sup>) to achieve a high yield. In addition to the orders of magnitude lower defect density than strained Si or relaxed SiGe on Si, the Al<sub>2</sub>O<sub>3</sub>/GOI devices show similar leakage current for the same EOT, 2X increase in drive current, and 2.5X increase in hole mobility compared to control Al<sub>2</sub>O<sub>3</sub>/Si p-MOSFETs. In addition, the Al<sub>2</sub>O<sub>3</sub>/GOI devices exhibit 1.3X enhancement of hole mobility over the SiO<sub>2</sub>/Si universal mobility.

### Experimental

After depositing 75 nm SiO<sub>2</sub> on Ge and Si wafers, the GOI was formed by bonding SiO<sub>2</sub>/Ge and SiO<sub>2</sub>/Si at 500°C for 10 hrs. To enhance the bonding at such low temperature, O<sub>2</sub> plasma was used to activate the SiO<sub>2</sub> surface before bonding [5] and a constant pressure was applied during bonding process. After etch back, a 400nm isolation SiO<sub>2</sub> was deposited on Ge. The p<sup>+</sup> source and drain were formed by implanting B<sup>+</sup>, followed by 500°C furnace anneal. Al<sub>2</sub>O<sub>3</sub> gate dielectric [4] was deposited on Ge, followed by Al gate electrode formation. For comparison, Al<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub> and Al<sub>2</sub>O<sub>3</sub>/Si p-MOSFETs were also fabricated, where a solid-phase epitaxy was used to form the Si<sub>0.3</sub>Ge<sub>0.7</sub> on Si [3].

### Results and Discussion

#### A. GOI characterization

Fig. 1 shows the X TEM of GOI wafer. The different contrast between top and bottom layers is due to the different electron scattering of Ge and Si atoms and small crystal orientation misalignment. No defect can be observed on top

Ge. To our knowledge, this is the first demonstration of defect free GOI structure. The GOI structure was further characterized by Energy Dispersive Spectroscopy (EDS) shown in Fig. 2, and a Ge layer on SiO<sub>2</sub>/Si was confirmed. An interfacial layer at the bonding interface and middle of SiO<sub>2</sub> is due to the O<sub>2</sub> plasma treatment [5]. Very smooth Ge/SiO<sub>2</sub> interface, comparable SOI, is achieved, and is essential for ultra-thin body GOI MOSFET.

#### B. Al<sub>2</sub>O<sub>3</sub>/GOI capacitor and reliability

Figs. 3 and 4 present the respective J-V and C-V characteristics of Al<sub>2</sub>O<sub>3</sub> capacitors on GOI, Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si, and Si substrates. Comparable leakage current is observed for these devices with similar EOT=1.7nm from C-V measurement. A Jg=1.5×10<sup>-3</sup> A/cm<sup>2</sup> at 1V for Al<sub>2</sub>O<sub>3</sub>/GOI with EOT=1.7nm is 3 orders of magnitude lower than that in SiO<sub>2</sub>/Si. Good reliability for Al<sub>2</sub>O<sub>3</sub>/GOI gate dielectric is evidenced from the high t<sub>BD</sub> and MTF, as shown in Fig. 5, and is comparable to Al<sub>2</sub>O<sub>3</sub>/Si devices. An extrapolated max operating voltage of 2.5V is obtained for 10 years lifetime.

#### C. Al<sub>2</sub>O<sub>3</sub>/GOI p-MOSFET and mobility

Figs. 6 and 7 show the I<sub>d</sub>-V<sub>d</sub> of Al<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si and Al<sub>2</sub>O<sub>3</sub>/GOI, respectively, and the control Al<sub>2</sub>O<sub>3</sub>/Si device is also shown in Fig. 6. Significant enhancement in I<sub>d</sub> for both Al<sub>2</sub>O<sub>3</sub>/GOI and Al<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si over Al<sub>2</sub>O<sub>3</sub>/Si devices is observed, with the Al<sub>2</sub>O<sub>3</sub>/GOI device showing the highest I<sub>d</sub>. The relatively large I<sub>d,OFF</sub> shown in Fig. 8 can be improved by thinning down the top Ge layer. The effective mobility is plotted in Fig. 9. As can be seen clearly, the hole mobility increases with increasing Ge content, where the mobility for Al<sub>2</sub>O<sub>3</sub>/Si<sub>0.3</sub>Ge<sub>0.7</sub>/Si and Al<sub>2</sub>O<sub>3</sub>/GOI are 1.7X and 2.5X, respectively, higher than Al<sub>2</sub>O<sub>3</sub>/Si control device at E<sub>eff</sub> of 1.0MV/cm. The hole mobility is also 1.3X higher than the published universal mobility data from thermal SiO<sub>2</sub>/Si at 1MV/cm E<sub>eff</sub>.

### Conclusions

We have demonstrated for the first time a defect free GOI structure and a high performance Ge p-MOSFET with Al<sub>2</sub>O<sub>3</sub> gate dielectric (EOT=1.7nm). Results show that Al<sub>2</sub>O<sub>3</sub>/GOI p-MOSFET has low gate leakage current of 1.5×10<sup>-3</sup> A/cm<sup>2</sup> at 1V and 2.5X enhancement in hole mobility over control Al<sub>2</sub>O<sub>3</sub>/Si devices. In addition, the Al<sub>2</sub>O<sub>3</sub>/GOI devices exhibit 1.3X enhancement of hole mobility over the SiO<sub>2</sub>/Si universal mobility at E<sub>eff</sub> of 1MV/cm.

### References

- [1] C. O. Chui et al, *IEDM Tech. Dig.* (2002), p. 437.
- [2] J. Hoyt et al, *IEDM Tech. Dig.* (2002), p. 23.
- [3] Y. H. Wu and A. Chin, *IEEE EDL* 21, p. 350 (2000).
- [4] A. Chin et al, *Symp. On VLSI Tech.* (1999), p. 135.
- [5] Y. H. Wu et al, *J. Electrochemical Soc.* 147, p. 2254 (2000).




Fig. 1. Cross-sectional TEM of GOI. The different contrast between the top Ge and bottom Si substrate is due to the different atomic scattering of electron beams and small crystal orientation misalignment. No dislocations can be observed in GOI.




Fig. 2. The measured Energy Dispersive Spectroscopy from top and bottom layers, which confirms the GOI structure shown in Fig. 1. The Carbon signal is from the glue.




Fig. 3. The measured J-V characteristics of  $\text{Al}_2\text{O}_3$  gate dielectric on GOI,  $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  and Si. The comparable gate leakage current indicates that high quality  $\text{Al}_2\text{O}_3$  gate dielectric can be formed on GOI.




Fig. 4. The 1MHz C-V characteristics of  $\text{Al}_2\text{O}_3$  gate dielectric on GOI,  $\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  and Si. A  $k$  value of 9 and EOT of 1.7nm are obtained.




Fig. 5. The measured and extrapolated Mean-Time to Failure MTTF as a function of gate voltage from the inserted dielectric breakdown time  $t_{BD}$  distribution plot.




Fig. 6. The  $I_d$ - $V_d$  characteristics of  $\text{Al}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  and  $\text{Al}_2\text{O}_3/\text{Si}$  p-MOSFETs. At the same  $V_g$ - $V_t$ , the  $I_d$  from  $\text{Al}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  device is 1.8X higher than  $\text{Al}_2\text{O}_3/\text{Si}$  control p-MOSFETs.




Fig. 7. The  $I_d$ - $V_d$  characteristics of  $\text{Al}_2\text{O}_3/\text{GOI}$  PMOSFETs. At the same  $V_g$ - $V_t$ , the  $I_d$  from  $\text{Al}_2\text{O}_3/\text{GOI}$  device is 2.0X higher than  $\text{Al}_2\text{O}_3/\text{Si}$  control p-MOSFETs in Fig. 6.




Fig. 8. The  $I_d$ - $V_g$  characteristics of  $\text{Al}_2\text{O}_3/\text{GOI}$ ,  $\text{Al}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  and  $\text{Al}_2\text{O}_3/\text{Si}$  p-MOSFETs. At the same 10μm gate length, the  $I_d$  from  $\text{Al}_2\text{O}_3/\text{GOI}$  device is the highest than others that is due to the highest Ge%.




Fig. 9. The hole mobility of  $\text{Al}_2\text{O}_3/\text{GOI}$ ,  $\text{Al}_2\text{O}_3/\text{Si}_{0.3}\text{Ge}_{0.7}/\text{Si}$  and  $\text{Al}_2\text{O}_3/\text{Si}$  p-MOSFETs. The hole mobility increases with increasing Ge content and is higher than the universal  $\text{SiO}_2/\text{Si}$  hole mobility at GOI device.